Learn how things got started in VLSI

So, you are a professional in VLSI, doing tons of tapeouts and accurate timing analysis.

OR, say, you are a student, who already went through my previous courses on clock tree synthesis, physical design flow and crosstalk,

But, sit back, and give it a thought “Have you done it all?” “Did you know, where does the delay of a cell actually comes from?” “We have learnt about delay models, but are the models accurate?” “How do you verify, if what you are doing in static timing analysis, is correct?” and many more.

These are some of curious questions we wonder about, but hardly find any answers. Even if we found the answers, as a passionate learner, we are still more curious to do some practical things on our own.